
ICS844201I-45 Data Sheet
FEMTOCLOCK CRYSTAL-TO-LVDS CLOCK GENERATOR
ICS844201BKI-45 REVISION A OCTOBER 7, 2013
4
2013 Integrated Device Technology, Inc.
AC Electrical Characteristics
Table 5. AC Characteristics, VDD = 3.3V ± 10%, TA = -40°C to 85°C
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium
has been reached under these conditions.
NOTE: Characterized using a 25MHz crystal.
NOTE 1: Refer to Phase Noise Plots.
NOTE 2: Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1
is 86ps peak-to-peak for a sample size of 106 clock periods. See IDT Application Note PCI Express Reference Clock Requirements and also
the PCI Express Application section of this datasheet which show each individual transfer function and the overall composite transfer function.
NOTE 3: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and
reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps rms for tREFCLK_HF_RMS
(High Band) and 3.0 ps RMS for tREFCLK_LF_RMS (Low Band). See IDT Application Note PCI Express Reference Clock Requirements and also
the PCI Express Application section of this datasheet which show each individual transfer function and the overall composite transfer function.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
fOUT
Output Frequency
125
MHz
100
MHz
tjit()
RMS Phase Jitter,
Random; NOTE 1
125MHz, Integration Range:
12kHz – 20MHz
0.773
ps
100MHz, Integration Range:
12kHz – 20MHz
0.792
ps
tj
Phase Jitter
Peak-to-Peak;
NOTE 2
125MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
Evaluation Band: 0Hz - Nyquist
(clock frequency/2)
12.51
ps
100MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
Evaluation Band: 0Hz - Nyquist
(clock frequency/2)
13.48
ps
tREFCLK_HF_RMS
Phase Jitter RMS;
NOTE 3
125MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
High Band: 1.5MHz - Nyquist
(clock frequency/2)
1.13
ps
100MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
High Band: 1.5MHz - Nyquist
(clock frequency/2)
1.25
ps
tREFCLK_LF_RMS
Phase Jitter RMS;
NOTE 3
125MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
Low Band: 10kHz - 1.5MHz
0.32
ps
100MHz, (1.2MHz – 21.9MHz)
25MHz crystal input
Low Band: 10kHz - 1.5MHz
0.33
ps
tR / tF
Output Rise/Fall Time
20% to 80%
250
450
ps
odc
Output Duty Cycle
fOUT = 125MHz
48
52
%
fOUT = 100MHz
46
54
%